Microchip Technology Inc. just unveiled the industry’s highest-performance 64-bit High-Performance Spaceflight Computing (HPSC) MPUs, which integrate eight SiFive Intelligence X280 cores. Microchip is delivering the new MPUs to NASA and the broader defense and commercial aerospace industry. Thanks to our X280’s support for vector extensions, Microchip’s MPUs are ideal for AI/ML applications on autonomous missions. Read more: https://bit.ly/4cR7cay
About us
The heart of SiFive is RISC-V! SiFive creates the building blocks of RISC-V-based IP that are the inevitable innovative reimagining of every computing platform.
- Website
-
http://www.sifive.com
External link for SiFive
- Industry
- Semiconductor Manufacturing
- Company size
- 501-1,000 employees
- Headquarters
- Santa Clara, California
- Type
- Privately Held
Locations
Employees at SiFive
Updates
-
“SiFive is seeing the golden opportunity to grow RISC-V adoption in the embedded solutions IP market…” DIGITIMES Asia’s Judy Lin shares more on SiFive’s fourth generation SiFive Essentials IP portfolio and what this means for the rest of the industry. https://hubs.la/Q02FK6vP0 #NoLimits
SiFive seizes opportunity in embedded solutions, seeing robust RISC-V growth
digitimes.com
-
The datacenter market is seeing increased demand for #RISCV thanks to its unmatched flexibility. SiFive’s Ian Ferguson shares more about how #RISCV is ideally suited for AI workloads in the datacenter. Read more: https://hubs.la/Q02FKdgm0 #NoLimits
How RISC-V is changing the server market [Q&A]
https://betanews.com
-
Learn more about the fourth generation of our SiFive Essential product family and what this portfolio refresh means for customers via VentureBeat: https://hubs.la/Q02DG-zC0 #NoLimits
SiFive announces 4th generation of Essential RISC-V chips
https://venturebeat.com
-
#ICYMI: Framework and DeepComputing introduced a new mainboard powered by a StarFive processor and SiFive cores. Learn more about the #RISCV mainboard and what’s next here: https://hubs.la/Q02DH2sk0 #NoLimits
Framework making moves towards RISC-V
-
We’re proud to be gold sponsors at this year’s #RISCVSummitEurope! If you’re attending, watch the RISC-V State of the Union keynote with SiFive’s Krste Asanovic today at 11:30 a.m. CEST and stop by our booth to learn more about our new Essential products: https://hubs.la/Q02CTQd70 #NoLimits
Media Alert: SiFive to Exhibit and Keynote at RISC-V Summit Europe
-
The 4th generation of our popular SiFive Essential product line is here! This full-portfolio refresh brings higher performance, improved power efficiency, and more flexibility, with configuration and integration options to cover virtually any possibility. Learn more: https://hubs.la/Q02D9NKW0 #RISCV #NoLimits
SiFive Announces 4th Generation of Popular Essential Product Line to Spur Innovation Across Embedded Applications
-
We had a great time at Synopsys Inc SNUG Taiwan! A big thank you to everyone who visited our booth as we discussed the future of computing with #RISCV. #NoLimits
-
-
Join us at the #RISCVSummitEurope on Wednesday, June 26 at 10:15 a.m. CEST to learn more about the impact of Codee, a new automatic code inspection tool, on SiFive’s LLVM RISC-V ecosystem.
Next week we'll be in Munich for the RISC-V Summit Europe! 🌍 Manuel Arenaz (Codee) and Vadim Malenboim (SiFive) will present "The First Study of the Impact of Codee on SiFive’s LLVM RISC-V Development Ecosystem" 🗓️ Wednesday 26th at 10:15 🔗 https://lnkd.in/dX92ZmES Abstract: The widespread industry adoption of the open RISC-V instruction set architecture requires a robust, mature RISC-V software development ecosystem. The upstream LLVM developer tools for RISC-V are evolving rapidly, but still need further improvements to compete with the well-established ARM and x86 architectures. Codee is a new automatic code inspection tool to help developers optimize C/C /Fortran codes. This is the first work evaluating the impact of Codee on the LLVM RISC-V ecosystem. The results show up to 7.5x performance boost of well-known open-source codes targeting SiFive’s P470 processor using single-core optimizations for vectorization and memory efficiency. The authors are not aware of a similar approach in LLVM and RISC-V and believe Codee is a new and revolutionizing solution that makes the ecosystem even better. RISC-V International #RISCV #LLVM
Codee at RISC-V Summit Europe 2024 in Munich - Codee
https://www.codee.com
-
Check out our latest Chinese webinar on creating agile AI systems with #RISCV! SiFive’s Hong-Rong Hsu highlights our innovations in high-performance RISC-V computing for AI and ML workloads: https://bit.ly/3KGqSll #NoLimits
-