alle opties
sid  ] [  experimental  ]
[ Bron: yosys  ]

Pakket: yosys-abc (0.33-6~exp3 en anderen)

Verwijzigingen voor yosys-abc

Screenshot

Debian bronnen:

Het bronpakket yosys downloaden:

Beheerders:

Externe bronnen:

Vergelijkbare pakketten:

Experimenteel pakket

Warning: This package is from the experimental distribution. That means it is likely unstable or buggy, and it may even cause data loss. Please be sure to consult the changelog and other possible documentation before using it.

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Andere aan yosys-abc gerelateerde pakketten

  • depends
  • recommends
  • suggests
  • enhances

yosys-abc downloaden

Pakket downloaden voor alle beschikbare platforms
Platform Versie Pakketgrootte Geïnstalleerde grootte Bestanden
alpha (unofficial port) 0.33-6~exp2 5.096,9 kB17.498,0 kB [overzicht]
amd64 0.33-6~exp3 5.350,4 kB14.895,0 kB [overzicht]
arm64 0.33-6~exp3 4.783,5 kB14.568,0 kB [overzicht]
armel 0.33-6~exp3 4.562,9 kB13.817,0 kB [overzicht]
armhf 0.33-6~exp3 4.738,7 kB10.561,0 kB [overzicht]
i386 0.33-6~exp3 5.570,0 kB16.564,0 kB [overzicht]
m68k (unofficial port) 0.33-6~exp3 5.107,4 kB15.827,0 kB [overzicht]
mips64el 0.33-6~exp3 4.886,4 kB18.461,0 kB [overzicht]
ppc64el 0.33-6~exp3 5.527,1 kB18.472,0 kB [overzicht]
riscv64 0.33-6~exp3 5.403,6 kB13.023,0 kB [overzicht]
sh4 (unofficial port) 0.33-6~exp3 5.831,0 kB13.788,0 kB [overzicht]
x32 (unofficial port) 0.33-6~exp3 5.343,7 kB14.605,0 kB [overzicht]