Simple UART controller for FPGA written in VHDL
fpga
simulation
controller
vhdl
uart
ghdl
wishbone
uart-controller
wishbone-bus
cyc1000
uart-loopback
-
Updated
Aug 7, 2021 - VHDL
Simple UART controller for FPGA written in VHDL
Add a description, image, and links to the uart-loopback topic page so that developers can more easily learn about it.
To associate your repository with the uart-loopback topic, visit your repo's landing page and select "manage topics."