This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)IP worked on in the VSD Online Internship.
Energy Efficient Contention Aware Application Mapping and Scheduling using Evolutionary Algorithms
Add a description, image, and links to the processor-chip topic page so that developers can more easily learn about it.
To associate your repository with the processor-chip topic, visit your repo's landing page and select "manage topics."