Skip to content
View syedarafia13's full-sized avatar
๐ŸŽฏ
Focusing
๐ŸŽฏ
Focusing
  • Usman Institute of Technology
  • Karachi, Pakistan
  • X @fizza_rafia

Block or report syedarafia13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
syedarafia13/README.md

Hi , I'm Rafia Fizza

I'm a passionate Hardware Design Engineer from Pakistan.

๐Ÿ™‹โ€โ™‚๏ธ About Me

  • ๐Ÿ”ญ Iโ€™m currently working on Nova Project

  • ๐Ÿ‘ฏ Iโ€™m looking to collaborate on OpenSource Projects

  • ๐Ÿ‘จโ€๐Ÿ’ป All of my projects are available at My GitHub

  • ๐Ÿ“ซ How to reach me [email protected]

๐Ÿš€ Languages and Tools:

Connect with me:

Github Linkedin Instagram Gmail

GitHub Status:

โš™๏ธ ย GitHub Statistics

Popular repositories Loading

  1. RISCV-RV32I-LOGISIM RISCV-RV32I-LOGISIM Public

    RISCV is an open source software.

    Verilog 3 1

  2. verilog-practice verilog-practice Public

    Verilog 1

  3. system-verilog system-verilog Public

    SystemVerilog 1

  4. verilator verilator Public

    Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    C 1

  5. RISCV-CORE-FPGA RISCV-CORE-FPGA Public

    This repository contains RISCV (RV32I) Single Cycle Processor RTL design in SystemVerilog and Testbench in C for fpga.

    SystemVerilog 1

  6. 5-STAGE-PIPELINING-RV32I 5-STAGE-PIPELINING-RV32I Public

    C 1