Skip to content
View sgherbst's full-sized avatar

Block or report sgherbst

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

List of awesome semiconductor startups

Python 451 70 Updated Sep 9, 2024

Demo SoC for SiliconCompiler.

SystemVerilog 52 8 Updated Sep 17, 2024

Library of open source Process Design Kits (PDKs)

SourcePawn 28 4 Updated Oct 14, 2024

Verilator open-source SystemVerilog simulator and lint system

C 2,505 601 Updated Oct 14, 2024

Hardware abstraction library

Verilog 23 1 Updated Oct 14, 2024

A SystemVerilog source file pickler.

Rust 51 5 Updated Dec 15, 2023

A configurable RTL to bitstream FPGA toolchain

Python 255 7 Updated Oct 14, 2024

Share your terminal as a web application in bind/reverse mode

Go 118 21 Updated Mar 13, 2024

Demo: how to create a custom EBRICK

SystemVerilog 15 Updated Oct 8, 2024

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,545 545 Updated Oct 14, 2024

SvelteKit powered static site generator

Svelte 3 Updated Aug 25, 2024

Precise and flexible generation of stimuli for neuroscience experiments.

Python 7 2 Updated Sep 20, 2024

Communication framework for RTL simulation and emulation.

Python 260 20 Updated Oct 15, 2024

Generate a website from markdown with a minimum of fuss.

Svelte 9 Updated Apr 4, 2024

EDA-centric utility for linting and analyzing Tcl code.

Python 30 1 Updated Oct 14, 2024

Universal Memory Interface (UMI)

Verilog 138 9 Updated Oct 7, 2024

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Python 1,770 509 Updated Oct 14, 2024

A bounded single-producer single-consumer wait-free and lock-free queue written in C 11

C 904 129 Updated Jan 4, 2024

Xv6 for RISC-V

C 7,019 2,600 Updated Sep 6, 2024

Run your GitHub Actions locally 🚀

Go 54,555 1,361 Updated Oct 14, 2024

Modular hardware build system

Python 855 85 Updated Oct 15, 2024

Verilog AXI components for FPGA implementation

Verilog 1,459 439 Updated Dec 7, 2023

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,091 749 Updated Jun 27, 2024

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Scala 873 229 Updated Sep 30, 2024

List of awesome open source hardware tools, generators, and reusable designs

Python 1,883 172 Updated Aug 31, 2024

Open source machine learning accelerators

Scala 357 29 Updated Mar 24, 2024

COLMAP - Structure-from-Motion and Multi-View Stereo

C 7,562 1,506 Updated Oct 15, 2024

K3D lets you create 3D plots backed by WebGL with high-level API (surfaces, isosurfaces, voxels, mesh, cloud points, vtk objects, volume renderer, colormaps, etc). The primary aim of K3D-jupyter is…

Python 943 123 Updated Jul 3, 2024

Python library for operations with VCD and other digital wave files

Python 48 6 Updated Jun 6, 2024
Next