{"payload":{"header_redesign_enabled":false,"results":[{"id":"50597128","archived":false,"color":"#f1e05a","followers":1684,"has_funding_file":false,"hl_name":"FPGAwars/icestudio","hl_trunc_description":"❄️ Visual editor for open FPGA boards","language":"JavaScript","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":50597128,"name":"icestudio","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2024-08-14T09:04:58.165Z","has_issues":true}},"sponsorable":false,"topics":["javascript","editor","fpga","ide","blocks","verilog","icestorm","lattice","icestudio"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"51361989","archived":false,"color":"#b2b7f8","followers":787,"has_funding_file":false,"hl_name":"FPGAwars/apio","hl_trunc_description":"🌱 Open source ecosystem for open FPGA boards","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":51361989,"name":"apio","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2024-08-06T20:02:56.374Z","has_issues":true}},"sponsorable":false,"topics":["python","cli","package","fpga","manager","verilog","icestorm","lattice","apio"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"52031088","archived":false,"color":"#b2b7f8","followers":337,"has_funding_file":false,"hl_name":"FPGAwars/icezum","hl_trunc_description":"🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":52031088,"name":"icezum","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2022-01-14T07:21:34.869Z","has_issues":true}},"sponsorable":false,"topics":["board","fpga","lattice","kicad","icezum","alhambra","ice40"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"130344762","archived":false,"color":null,"followers":82,"has_funding_file":false,"hl_name":"FPGAwars/Alhambra-II-FPGA","hl_trunc_description":"🌟 Alhambra II FPGA board","language":null,"mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":130344762,"name":"Alhambra-II-FPGA","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2023-10-22T10:56:05.748Z","has_issues":true}},"sponsorable":false,"topics":["opensource","fpga","fpga-board","icestorm-toolchain","opensource-toolchain","alhambra-ii-fpga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"380815372","archived":false,"color":"#89e051","followers":8,"has_funding_file":false,"hl_name":"FPGAwars/tools-oss-cad-suite","hl_trunc_description":"Apio package with selected binaries from the YosysHQ/oss-cad-suite project","language":"Shell","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":380815372,"name":"tools-oss-cad-suite","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2024-08-06T20:00:03.866Z","has_issues":true}},"sponsorable":false,"topics":["fpga","icestudio","apio"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"325345639","archived":false,"color":"#f1e05a","followers":6,"has_funding_file":false,"hl_name":"FPGAwars/iceK","hl_trunc_description":"iceK Collection: Constants for icestudio","language":"JavaScript","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":325345639,"name":"iceK","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2024-05-27T06:52:59.220Z","has_issues":true}},"sponsorable":false,"topics":["fpga","electronics","icestudio","opensource-fpga","icestudio-collection"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"435798504","archived":false,"color":"#f1e05a","followers":2,"has_funding_file":false,"hl_name":"FPGAwars/icePLL","hl_trunc_description":"PLL collection for IceStudio","language":"JavaScript","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":435798504,"name":"icePLL","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2024-05-28T18:09:00.235Z","has_issues":true}},"sponsorable":false,"topics":["fpga","icestudio","fpgawars","pll"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"606322183","archived":false,"color":"#f1e05a","followers":1,"has_funding_file":false,"hl_name":"FPGAwars/FpgaRiders","hl_trunc_description":"Collection for storing users blocks/designs","language":"JavaScript","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":606322183,"name":"FpgaRiders","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2023-02-27T20:31:16.600Z","has_issues":true}},"sponsorable":false,"topics":["fpga","users","icestudio","fpgawars"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"387715375","archived":false,"color":null,"followers":0,"has_funding_file":false,"hl_name":"FPGAwars/Apio-wiki","hl_trunc_description":"Images and resources used for the Apio wiki pages","language":null,"mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":387715375,"name":"Apio-wiki","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2024-04-02T09:26:50.376Z","has_issues":true}},"sponsorable":false,"topics":["fpga","wiki","doc","icestudio","apio"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"442814079","archived":false,"color":"#f1e05a","followers":0,"has_funding_file":false,"hl_name":"FPGAwars/iceBoards","hl_trunc_description":"Icestudio collection with blocks and examples for the diferent FPGA boards","language":"JavaScript","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":442814079,"name":"iceBoards","owner_id":18257418,"owner_login":"FPGAwars","updated_at":"2024-07-03T15:03:36.391Z","has_issues":true}},"sponsorable":false,"topics":["collection","fpga","examples","electronics","icestudio","boards","fpgawars"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":2,"elapsed_millis":194,"errors":[],"result_count":12,"facets":[{"kind":"FACET_KIND_LANGUAGE","entries":[{"name":"JavaScript","language_color":"#f1e05a","query":"language:JavaScript"},{"name":"Verilog","language_color":"#b2b7f8","query":"language:Verilog"},{"name":"Shell","language_color":"#89e051","query":"language:Shell"}]}],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Dtopic%253Afpga%2Borg%253AFPGAwars%2Bfork%253Atrue","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/FPGAwars/icestudio/star":{"post":"9qIq9DGAWuWALQUuHUiUeAgxvpY80ExWJm30Sv-vS5UsNkrO4o_u3JTKLGoGMr0dgouvhWBcapTtgyr5s8hP-g"},"/FPGAwars/icestudio/unstar":{"post":"N9omDQsEhmzm4q9KT2LR637DGKjetmeCoufQ90bvJaFadSBoNs9_QfDm0j1W7zJVOWTOlLaE0-VGQ5h-DIxkYg"},"/FPGAwars/apio/star":{"post":"0EQkygxhvEPieb22Wr3uWSAD8JGzK_ac9BhbVVSl3jY2QEZwQY9pHM7-5pbLh_cU1QwsiT5_ywqa9bXX9hFAjA"},"/FPGAwars/apio/unstar":{"post":"OuPAp90-ozn8ZUZb1w8u-95qCX4e9CsnE6j4xccikt96eUNi5cyZR_xTYRVXv3Xjwqkyn5i5L3AJ9M9yUhITmg"},"/FPGAwars/icezum/star":{"post":"uXvmbarvj2cSTVoKEoNXglHDzIZDCph_ZZStpbK30Q_PjRCzP1hQM6cTbIeQ32xxAnumIfLScwOWim_eAu8fSw"},"/FPGAwars/icezum/unstar":{"post":"UxjKti0sCSsuPlskS3a6WirXYscDr0Il5nZTEJxKY46t6UVPT5BZfuKsNuElSQePLEeip7Pp3MwTNF5AXZpSvA"},"/FPGAwars/Alhambra-II-FPGA/star":{"post":"jd2WsJbEe_i1xu3oqEhUvoL93VWEAAOh0KPGUXjwHjkgr6Kq0ocQ9WjaM16ENpR1VdhF_BI8yCr_ZwQ0hmPl9g"},"/FPGAwars/Alhambra-II-FPGA/unstar":{"post":"Kpej5BWmFKXtg32D9ETm-dEysaWq25mEvpA1Cs8ojlQ7cYLfp0kourTd1bwormKGoCpClTVXlHEBWe3nrcdxtw"},"/FPGAwars/tools-oss-cad-suite/star":{"post":"UYFx4vcad9vevJMrPG7dcpNm5ICkfozl3nYogL8G_VVm7vi5Bwv_UeDP763ALtKkxqDTc9WTP6Jh0cN7kEnjTw"},"/FPGAwars/tools-oss-cad-suite/unstar":{"post":"GULq9KEFlidXeHnULFzLKEPUQRWDbdL5rcy5dK5zvMDoA2fm3L8BFS66zxQSF9kJkRzeQj_MtUh1yHyqW-LYcQ"},"/FPGAwars/iceK/star":{"post":"jbRa8PE_LbDdfcRxZ8xm-bfiyscYLc4wQmsrL7OlcrjUkTflk50vfEFZTFJkvDI7uQdqTP9R3QD1nDFHPYwakg"},"/FPGAwars/iceK/unstar":{"post":"WgsWcDs7Yb-tYIw9AoogG-Svn_bT39i_pH3lNc1QRzbehA-f1RDS_tu-uIjgBDO4pcGtkv5lAKP0vN80roR10g"},"/FPGAwars/icePLL/star":{"post":"giEl6b4nsG5Gxl168-mDJE7elUVCTpiXuZ3zQimmOjU6kjREuGJF80rqxDTpCzDdtgOgLO5tOUTZmGrOkTvcEg"},"/FPGAwars/icePLL/unstar":{"post":"bNcG7G4EvGt_skMxOtHa5BTfNdCGFBcqsUM4YUdl7CMsFzhhztIRFh6Lb1SEDdwhjENjPgaF2JrYprPXkd-khQ"},"/FPGAwars/FpgaRiders/star":{"post":"xay5SEzvZ9qwNS7M3avjJnrAsR8CsP_uUnsa7YiszPHa1-0T374uyLv_buSo6qpBVw4BBA9V0l2lvB52lpwLUg"},"/FPGAwars/FpgaRiders/unstar":{"post":"4E00n9Zhol_FrKjg1mHZakT8jpIai4l9-99DmrfFJkWN46VEgPFXnxcm_uNvkyUuXROeSeJfywWceCpshy_bRw"},"/FPGAwars/Apio-wiki/star":{"post":"2qa3vp716F7d9-ZjLUg0gpBBLUtXAKkBftpbiSrQNzesO_SFF-2ENoSRowRKpr-In8gsoTPx4UTI4sHdIPvweg"},"/FPGAwars/Apio-wiki/unstar":{"post":"JLKVqtF1me3KVXYJ6yO2R8VyNdmpNnqxWLJ-NGa3PT_8vxphxKBRXP5YFxaDU0W-5eJHqZh9-B8WC2nd7BkpqA"},"/FPGAwars/iceBoards/star":{"post":"9h7ATZip8_yRJJed2JQ4-AKOISS4pU0toUUkQj5eHWMnJpPZRsvUNjl6yKTNIGzXdNfABjuvLXKXhuw1-vGpwQ"},"/FPGAwars/iceBoards/unstar":{"post":"0szvD53UVAzv4PPUj8zXnaq51l4Ok-NQWUEg5oDsF1YPPkUlmH-muhIpBPRWmx5zlCmwz8gvihOucOARsHMAkw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"DCIOokSj1ewlsFsEGDunQVOZcRWwkiVxMp6D8vebgiBrlo4clRBSwpJWYmHcOPMVmhGWQw_5BoxGPm25YGh_iQ"}}},"title":"Repository search results"}