Popular repositories Loading
-
analog_devices_hdl
analog_devices_hdl PublicForked from analogdevicesinc/hdl
HDL libraries and projects
Verilog
-
verilog-ethernet
verilog-ethernet PublicForked from alexforencich/verilog-ethernet
Verilog Ethernet components for FPGA implementation
Verilog
-
verilog-axi
verilog-axi PublicForked from alexforencich/verilog-axi
Verilog AXI components for FPGA implementation
Verilog
-
verilog-axis
verilog-axis PublicForked from alexforencich/verilog-axis
Verilog AXI stream components for FPGA implementation
Python
-
picorv32
picorv32 PublicForked from YosysHQ/picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog
-
neorv32
neorv32 PublicForked from stnolting/neorv32
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
VHDL
Repositories
- neorv32 Public Forked from stnolting/neorv32
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
redleadertech/neorv32’s past year of commit activity - pybind11_protobuf Public Forked from pybind/pybind11_protobuf
Pybind11 bindings for Google's Protocol Buffers
redleadertech/pybind11_protobuf’s past year of commit activity - verilog-ethernet Public Forked from alexforencich/verilog-ethernet
Verilog Ethernet components for FPGA implementation
redleadertech/verilog-ethernet’s past year of commit activity - verilog-axi Public Forked from alexforencich/verilog-axi
Verilog AXI components for FPGA implementation
redleadertech/verilog-axi’s past year of commit activity - verilog-axis Public Forked from alexforencich/verilog-axis
Verilog AXI stream components for FPGA implementation
redleadertech/verilog-axis’s past year of commit activity
People
This organization has no public members. You must be a member to see who’s a part of this organization.
Top languages
Loading…
Most used topics
Loading…