Skip to content

A synthesizable version of RISCV on VCU118

Notifications You must be signed in to change notification settings

metatraits/RISCV-VCU118

 
 

Repository files navigation

RISCV-VCU118

A synthesizable version of RISCV on VCU118

This vivado project is built from Sifive/Freedom repo.

The original implementation could be confusing if you want to synthesize and run riscv on your own in vivado, so this repo is created with already generated files using vivado 2016.4.

About

A synthesizable version of RISCV on VCU118

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • VHDL 61.9%
  • Verilog 35.8%
  • SystemVerilog 2.2%
  • Shell 0.1%
  • Stata 0.0%
  • Tcl 0.0%