Skip to content
View kagandikmen's full-sized avatar

Highlights

  • Pro

Block or report kagandikmen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. clairvoyant clairvoyant Public

    A RISC-V image super-resolution core (for FPGA Ignite 2024)

    VHDL

  2. Single-Cycle-RISCV-CPU Single-Cycle-RISCV-CPU Public

    A single-cycle CPU based on RISC-V ISA (RV32I)

    Verilog

  3. challenge-F challenge-F Public

    Snapshots from my FPGA work

    C

  4. luftALU luftALU Public

    A basic reconfigurable RV32I ALU mainly thought to be used as a submodule in bigger projects

    Verilog

  5. Pick-a-Res Pick-a-Res Public

    A GUI tool that pulls actual component data from DigiKey Product Information V4 API to help pick a resistor pair for a voltage divider

    Python

  6. Florens Florens Public

    A first-of-its-kind command-line tool checking if the next 7 days are optimal for planting a particular plant specified by the user

    Python