Commits

Branch selector

 master

User selector

All users

Datepicker

All time

Commit History

Commits on Sep 7, 2020

• Create FUNDING.yml

  sameer

  authored
  9b444b9

Commits on Jun 28, 2020

• implement precharge/bank activate optimizations

  sameer

  committed
  6b9228d

• switch to bank precharge in preparation for spatial locality assumption

  sameer

  committed
  52a5466

• move comment about real values

  sameer

  committed
  965e13e

Commits on Jun 19, 2020

• port demo to hdl-util/clock-domain-crossing

  sameer

  committed
  2b2a43b

Commits on May 17, 2020

• return exit code 1 for test failure on travis

  sameer

  committed
  50b7eaf

• fix testbench

  sameer

  committed
  d259c44

• Change demo to show a test pattern

  sameer

  committed
  cff3d7a

• correct read cas latency step offset

  sameer

  committed
  359f125

• fix write burst, only single write worked before

  sameer

  committed
  0753bfe

Commits on May 10, 2020

• Clarify the values being read/written

  sameer

  committed
  478915e

Commits on May 2, 2020

• fix write burst

  sameer

  committed
  4cd0b52

• Type all params

  sameer

  committed
  aac424a

Commits on Apr 28, 2020

• Update README.md after Arduino forum discussion

  sameer

  authored
  f3033e4

Commits on Apr 27, 2020

• Fix truncation of bank activate

  sameer

  committed
  190f72e

Commits on Apr 24, 2020

• Correct travis badge URL

  sameer

  authored
  10021ae

• Parameterize dqm

  sameer

  committed
  dccae85

• Finish generalization with configurable bit widths

  sameer

  committed
  ca0639b

• Update troubleshooting

  sameer

  committed
  c1e0145

• Generalize controller to all chips

  sameer

  committed
  9aef33b

• Fix CAS latency bug, wow it actually works now

  sameer

  committed
  5331675

• Progress check-in

  sameer

  committed
  8462dfa

Commits on Apr 23, 2020

• Prune extra countdown clock

  sameer

  committed
  5cd4c27

• Progress check-in

  sameer

  committed
  46be209

Commits on Apr 21, 2020

• Correctly synthesized pass with renamed signals

  sameer

  committed
  37c38f9

• Add actual datasheet url

  sameer

  committed
  19252e9

• Initial commit with testbench and synthesis

  sameer

  committed
  021758f