-
🔭 I’m currently working on Java
-
🌱 I’m currently learning Verilog
-
👯 I’m looking to collaborate on Java Spring
-
🤝 I’m looking for help with Java Applet
-
💬 Ask me about C & C
-
📫 How to reach me [email protected]
-
⚡ Fun fact I think I am funny.
🎯
Focusing
A passionate developer from Turkey
-
Gebze Technical University
- Çayırova/Kocaeli
-
10:20
(UTC -12:00) - https://stackoverflow.com/users/21214353/halis-akbal
- https://medium.com/@halisakbal
- https://auth.geeksforgeeks.org/user/halisakbal
- https://www.codechef.com/users/halisakbal
Popular repositories Loading
-
-
verible
verible PublicForked from TUBITAK-TUTEL/verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.
C 2
-
-
CSE433_EmbeddedSystems_2017
CSE433_EmbeddedSystems_2017 PublicForked from GTU-Projects/CSE433_EmbeddedSystems_2017
C 2
-
GTU-Homeworks
GTU-Homeworks PublicForked from sevvalmehder/GTU-Homeworks
Gebze Technical University Computer Science Homeworks since 2015
Python 2
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.