Tiny RISCV CPU. Originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris) and schoolMIPS project. Supports only a subset of RISCV commands.
forked from zhelnio/schoolRISCV
-
Notifications
You must be signed in to change notification settings - Fork 0
CPU microarchitecture, step by step
License
gpjtag/schoolRISCV
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
CPU microarchitecture, step by step
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Makefile 54.3%
- Verilog 42.3%
- Assembly 1.2%
- Python 1.0%
- SystemVerilog 0.8%
- Tcl 0.4%