Skip to content
View bgergely0's full-sized avatar
Block or Report

Block or report bgergely0

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@sifferman
Ethan Sifferman sifferman
I am a Lecturer of Computer Engineering at UC Santa Cruz. I regularly contribute to open-source VLSI tools.

California

@RiceShelley
Rice RiceShelley
FPGA / Digital Design Enthusiast

@leaflabs Cambridge, MA

@huggingface
Hugging Face huggingface
The AI community building the future.

NYC Paris

@The-OpenROAD-Project
The OpenROAD Project The-OpenROAD-Project
OpenROAD seeks to develop and foster an autonomous, 24-hour, open-source layout generation flow (RTL-to-GDS).
@bespoke-silicon-group
Bespoke Silicon Group bespoke-silicon-group
Accelerating productive, PPA-optimal HW Design
@alexforencich
Alex Forencich alexforencich

UC San Diego La Jolla, CA

@chipsalliance
CHIPS Alliance chipsalliance
Common Hardware for Interfaces, Processors and Systems
@ultraembedded
ultraembedded
CPU designs, digital HW IP, emulation and embedded system projects

UK