Skip to content
View RomeoMe5's full-sized avatar
☢️
status
☢️
status
Block or Report

Block or report RomeoMe5

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
Showing results

Official implementation of SAM-Med2D

Jupyter Notebook 807 78 Updated Jun 18, 2024
Jupyter Notebook 2 Updated Apr 12, 2024

Software solution for searching for optimal and quasioptimal circulant topology graphs

C 1 Updated May 17, 2023
C# 4 1 Updated Jul 2, 2023

RISC-V Cores, SoC platforms and SoCs

808 205 Updated Mar 26, 2021

Drawio => VHDL and Verilog

CSS 50 8 Updated Oct 15, 2023
Jupyter Notebook 1 1 Updated Jun 16, 2022

A digital logic designer and circuit simulator.

Java 4,165 426 Updated Jul 14, 2024

Optimal Double loop networks or Optimal Circulant graphs (N; 1,s)

1 Updated Jul 19, 2024
Python 1 Updated May 19, 2023
Jupyter Notebook 3 Updated Feb 27, 2024

Датасет реализаций процессорной архитектуры RISC-V.

Python 4 3 Updated May 29, 2023
Kotlin 1 1 Updated May 19, 2023
Jupyter Notebook 2 Updated Sep 10, 2021

Программно-аппаратный комплекс для прототипирования сети на кристалле на двух ПЛИС

Verilog 1 1 Updated Apr 13, 2023

CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)

Python 264 39 Updated Jun 30, 2024

CPU microarchitecture, step by step

Makefile 2 Updated Jun 21, 2022
SystemVerilog 1 1 Updated Jun 1, 2022

Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)

Verilog 50 39 Updated Sep 15, 2023
C# 1 1 Updated Apr 16, 2022

Simple utility for graphical representation of routing algorithms and some metrics calculations.

C# 1 1 Updated Apr 16, 2022

Verilog Code Generator of Communication Subsystem for Networks-on-Chip

Verilog 1 1 Updated Jun 11, 2024

Network on Chip Simulator

C 1 1 Updated Feb 9, 2023

Development of a routing algorithm in networks with circulant topologies with three generators

Python 1 Updated Mar 18, 2019

Generator for circulant Ramsey graphs

C 5 Updated Jul 15, 2024

CAD for automatically configuring FPGA "Marsohod"

Verilog 4 Updated May 1, 2023
Next