Skip to content
View Cra2yPierr0t's full-sized avatar
🤔
TSURAING
🤔
TSURAING
42 followers · 46 following

Achievements

Achievement: QuickdrawAchievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark

Achievements

Achievement: QuickdrawAchievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark

Organizations

@cpu-dev
Block or Report

Block or report Cra2yPierr0t

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

  • INTERNET_SAKEBI Public

    Hardware Electronic Public Notice System

    Verilog Updated Mar 20, 2024

  • Z16_site Public

    HTML Updated Aug 22, 2023

  • Cra2yPierr0t.github.io Public

    HTML 2 2 Updated Aug 16, 2023

  • Z16_emulator Public

    Rust Updated Aug 5, 2023

  • Z16_assembler Public

    Rust Updated Aug 5, 2023

  • KotoamatsuV Public

    ⛩

    SystemVerilog Updated Jun 5, 2023

  • translated-content Public

    Forked from mdn/translated-content

    The source repository of all translated content for MDN Web Docs

    Markdown Other Updated May 5, 2023

  • OpenLane Public

    Forked from The-OpenROAD-Project/OpenLane

    OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

    Verilog Apache License 2.0 Updated Dec 9, 2022

  • caravel_walkthrough_uart Public

    caravel walkthrough for beginners

    Verilog 1 Apache License 2.0 Updated Dec 8, 2022

  • caravel_user_project Public template

    Forked from efabless/caravel_user_project

    https://caravel-user-project.readthedocs.io

    Verilog Apache License 2.0 Updated Dec 2, 2022

  • sscs-ose-code-a-chip.github.io Public

    Forked from sscs-ose/sscs-ose-code-a-chip.github.io

    IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE) - “Code-a-Chip” Travel Grant Awards at ISSCC'23

    Jupyter Notebook Apache License 2.0 Updated Oct 14, 2022

  • Vthernet Public

    MAC for Caravel

    Verilog Updated Oct 11, 2022

  • Vthernet-SoC Public

    picoRV and Ethernet SoC

    Verilog Apache License 2.0 Updated Aug 9, 2022

  • sky130_sram_test Public

    Verilog Apache License 2.0 Updated Aug 7, 2022

  • cordic Public

    sinを100倍して8bitで即座に計算してくれるやつ

    C 1 Updated Jul 31, 2022

  • demodon Public

    Forked from mastodon/mastodon

    Your self-hosted, globally interconnected microblogging community

    Ruby GNU Affero General Public License v3.0 Updated Jul 29, 2022

  • riscv-emu Public

    ゆるふわRust製のRISC-Vエミュレータ

    Rust Updated Jan 9, 2022

  • cprv64g_v1 Public

    SystemVerilog Updated Jun 8, 2021

  • cprv32g Public

    まともなRISC-V CPU

    SystemVerilog 3 1 Updated Jan 19, 2021

  • stm32_acc Public

    SPIで制御出来るアクセラレータ

    SystemVerilog 4 Updated Dec 22, 2020

  • I_think_it_will_be_Drone Public

    ドローン作るよ

    SystemVerilog 2 Updated Aug 19, 2020

  • ENC28J60 Public

    ENC28J60 FPGAドライバ

    SystemVerilog Updated Aug 7, 2020

  • cpu_pipeline Public

    5段パイプラインのRISC-V CPU

    Verilog 2 Updated Aug 7, 2020

  • TOY_TPU Public

    取り敢えず動くTPU

    SystemVerilog 1 Updated Jul 4, 2020

  • bashcms2_contents Public

    Updated May 28, 2020

  • bashcms2 Public

    Shell Updated May 27, 2020

  • vcc Public

    risc-v veryvery small c compiler for me

    C Updated May 4, 2020

  • nand2tetris Public

    O'Reilly コンピュータシステムの理論と実装

    C 1 Updated May 1, 2020

  • CUDA Public

    Updated Dec 15, 2019

  • risc-v Public

    RISC-VのCPU作った

    Verilog 20 Updated Oct 21, 2019