Skip to content
View rubinsteina13's full-sized avatar

Block or report rubinsteina13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. SV_CLARKE_TRANSFORMATION_CORES SV_CLARKE_TRANSFORMATION_CORES Public

    Synthesizable SystemVerilog IP-Cores of the Forward and Backward Clarke Transformation

    SystemVerilog 4

  2. SV_I2S_RX_CORE SV_I2S_RX_CORE Public

    Synthesizable SystemVerilog IP-Core of the I2S Receiver

    SystemVerilog 9 2

  3. C_INDUCTION_MOTOR_ESTIMATORS_LIB C_INDUCTION_MOTOR_ESTIMATORS_LIB Public

    C-library with implementation of the Induction Motor rotor speed anf flux estimators (observers)

    C 14 4

  4. C_PID_CONTROLLERS_LIB C_PID_CONTROLLERS_LIB Public

    C-library with floating point P, PI, PD, PID-controllers implementation

    C 10 2

  5. C_SPACE_VECTOR_TRANSFS_LIB C_SPACE_VECTOR_TRANSFS_LIB Public

    C-library with various space-vector transformation implementations

    C 5 1

  6. C_SVPWM_LIB C_SVPWM_LIB Public

    C-library with implementation of the Space-Vector PWM generation technique

    C 28 10