🙃
I don't even know my status.
Undergraduate student at Electrical and Computer Engineering Department, TUC.
-
Technical University of Crete
- Greece
-
02:05
(UTC 02:00) - asterinos.krl
Lists (1)
Sort Name ascending (A-Z)
Stars
This rep contains neighbour's cpu. Single-cycle / Multi-cycle CPU implementation in vhdl using ISE Xiling