



Title		FreeSRP			
Size	Number			Revision	
A4	1			2	
Date:	4/13/2017	Sheet 1 of 7			
File:	FreeSRP.SchDoc	Drawn By: Lukas Lao Beyer			


BUS/EXTERNAL POWER SELECTION




3V3: 3.30V, 0.15A




3V3_TX: 3.30V, 0.2A




1V0: 1.00V, 3A




1V8: 1.80V, 3A




1V3_XCVR: 1.30V, 1.2A



1V3_SYNTH: 1.30V, 1.2A



1V2: 1.20V, 0.5A



Title		Revision	
Power		2	
Size	Number	Revision	
A3	2	2	
Date:	4/13/2017	Sheet 2 of 7	
File:	Power_SchDoc	Drawn By: Lukas Lao Beyer	


EXPANSION HEADERS

FPGA INIT B
PROGRAM B


FX3 I2C SDA
TP11

FX3 I2C SCL
TP12

GPIO [55..0]
GPIO [55..0]




LEVEL SHIFTED GPIO



LED INDICATORS


POWER INDICATORS












FPGA DONE



GENERAL PURPOSE




Title Expansion Connectors and Status LEDs		
Size A3	Number 3	Revision 2
Date: 4/13/2017	Sheet 3 of 7	
File: Connections.SchDoc	Drawn By: Lukas Lao Beyer	




Title		USB Interface			
Size	Number	Revision			
A3	4	2			
Date:	4/13/2017	Sheet 4 of 7			
File:	USB_SchDoc	Drawn By:	Lukas Lao Beyer		


POWER




CLOCK & MISC.




BYPASS




INTERFACE



RECEIVE



TRANSMIT



Title			Revision	
Analog Front End			2	
Size	Number	Revision		
A3	7	2		
Date:	4/13/2017	Sheet 7 of 7		
File:	AFE_SchDoc	Drawn By: Lukas Lao Beyer		